



LT104S1-101 Specifications

TFT LCD Panel Display

August 1995, Rev. 2.0

CONTENTS

	<u>PAGE</u>
General Description	2
1. Absolute Maximum Rating	3
1-1 Environmental Absolute Ratings	
1-2 Electrical Absolute Ratings	
2. Optical Characteristics	4
3. Electrical Characteristics	7
4. Block Diagram	9
5. Input Terminal Pin Assignment	10
6. Interface Timing	12
7. Reliability Test	17
8. Dimensional Outline	18

GENERAL DESCRIPTION

DESCRIPTION

LT104S1-101 is the color active matrix TFT (Thin Film Transistor) liquid crystal display (LCD) using amorphous silicon TFT's as switching devices. It is composed of a TFT LCD panel, a driver circuit and a backlight system. The 10.4- inch- diagonal contains 800 x 600 pixels and can display 262,144 colors. Optimum viewing direction is 6 o'clock.

FEATURES

- Thin and light weight
- High contrast ratio, wide viewing angle, wide color gamut
- High-speed response
- SVGA (800x600 pixels) resolution
- Low power consumption
- Single CCFL
- Sync or DE (Data enable) function.

APPLICATIONS

- A4 size notebook computer
- Display terminals for AV application products
- Monitors for process controller and NC machine

General Specifications


ITEM	SPECIFICATION	UNIT	NOTE
Display area	211.2(H) x 158.4(V) (10.4" diagonal)	mm	
Number of dots	800 x 600	pixel	
Pixel pitch	0.264(H) x 0.264(W)	mm	
Pixel arrangement	RGB vertical stripe		
Display colors	262,144	colors	
Viewing Angle	6 O'clock		
Display Mode	Normally white		
Module Size	264 (W) x 180 (H) x 9.5 (D)	mm	
Weight	500(Typ)	g	

1. ABSOLUTE MAXIMUM RATINGS

1.1 ENVIRONMENTAL ABSOLUTE RATINGS

ITEM	OPERATING		STORAGE		UNIT	NOTE
	MIN.	MAX.	MIN.	MAX.		
Ambient Temp.	10	45	-25	60	°C	(1)
Humidity	-	-	-	90	%RH	(1)
Vibration	-	0.5G	-	1.5G	(1G= 9.8 m/s ²)	
Shock	-	3G	-	100G		
Corrosive Gas	Not acceptable		Not acceptable		-	

Note (1) Operating and storage range for temperature and humidity are summarized in the figure below.



1.2 ELECTRICAL ABSOLUTE RATINGS

(1) TFT LCD MODULE

V_{SS} = 0 V

ITEM	SYMBOL	MIN.	MAX.	UNIT	NOTE
Power Supply Voltage	V _{DD}	0	6	V	T _a = 25 °C
Logic Input Voltage	V _{IN}	V _{SS}	V _{DD}	V	
Electro-static Durability	V _{TER}	-	+ 200	V	1),2)
	V _{CHA}	-	+ 5	kV	1),3)

Note 1) 200 pF, 0 Ω, 25 °C, 50%RH.

2) Interface connector pins are subjected.

3) The surface of chassis and LCD panel are subjected.

(2) BACK-LIGHT UNIT

ITEM	SYMBOL	MIN.	MAX.	UNIT.	NOTE
Lamp Current	I _L	-	5.0	mA _{rms}	
Lamp Voltage	V _L	-	2,000	V _{rms}	

2. OPTICAL CHARACTERISTICS


The following items are measured when the conditions of this unit and measuring systems are stable. The optical characteristics shall be measured in the dark room or equivalent state with the method shown in Note (6).

Measuring equipment : TOPCON BM-7, Prichard 1980B, or equivalent.

ITEM		SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT	NOTE
Contrast Ratio		CR	$\phi = 0$ $\theta = 0$ Normal viewing angle	80	100	-		(1), (2)
Response Time at 25°C	Rise	T_R		-	20	-	msec	(1), (3)
	Fall	T_F		-	30	-		
White Luminance				-	70	-	cd/m ²	
White Variation				-	-	1.25		(4)
Cross Modulation				-	-	5	%	(5)
Color Chromaticity (CIE)	Red	R_x		0.57	0.60	0.63		(1)
		R_y		0.31	0.34	0.37		
	Green	G_x		0.28	0.31	0.34		
		G_y		0.53	0.56	0.59		
	Blue	B_x		0.12	0.15	0.18		
		B_y		0.10	0.13	0.16		
	White	W_x		0.30	0.33	0.36		
		W_y		0.30	0.33	0.36		
Viewing Angle	Hor.	θ_L	$CR \geq 10$	45	-	-	degree	
		θ_R		45	-	-		
	Ver.	ϕ_H		10	-	-		
		ϕ_L		30	-	-		

*. $T_a = 25^\circ\text{C}$, $V_{cc} = 5.0\text{V}$, $f_v = 60\text{Hz}$, $f_{CLK} = 40\text{MHz}$


Note 1) Definition of Viewing Angle :



Note 2) Definition of Contrast Ratio(CR) :


$$CR = \frac{\text{Luminance of all pixel white}}{\text{Luminance of all pixel dark}}$$

Note 3) Definition of Response time :



Note 4) Definition of White Variation : check the white luminance variation at 5 points.

$$\text{White Variation} = \frac{\text{MAX luminance}}{\text{MIN luminance}}$$




Note 5) Definition of Cross Modulation :

$$\text{Cross Modulation Ratio} = \frac{|Y_B - Y_A|}{Y_B} \times 100 (\%)$$


Where:

Y_A = Luminance of measured location without darkest gray pattern (cd/m^2)

Y_B = Luminance of measured location with darkest gray pattern (cd/m^2)



Note 6) The measurement shall be executed 30 minutes after lighting at rating.
The lamp current should be 3.2mA.



Optical characteristics measurement setup

3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE

Ta=25 °C


ITEM	SYMBOL	MIN	TYP	MAX	UNIT	NOTE
Power Supply Voltage	V _{DD}	4.75	5.0	5.25	V	
Input Voltage for Logic Signals	High	V _{IH}	2.7	-	V _{DD}	(1)
	Low	V _{IL}	V _{SS}	-	0.6	(1)
Power Supply Current	I _{DD}	100	115	180	mA	(2),(3),(4)
V _{sync} Frequency	f _v	-	60	-	Hz	
H _{sync} Frequency	f _H	-	37.879	-	kHz	
Main Frequency	f _{CLK}	-	40	TBD	MHz	

Note (1) Display data pins and timing signal pins are subjected.


(2) f_v=60Hz, f_{CLK}=40MHZ, V_{DD} = 5.0 V, DC Current.

(3) Power dissipation check pattern.


A) Minimum Power Dissipation



B) Typical Power Dissipation



C) Maximum Power Dissipation



3.2 BACK-LIGHT UNIT


Ta=25 °C

ITEM	SYMBOL	MIN	TYP	MAX	UNIT	NOTE
Lamp Current	I_L	2.0	3.2	5.0	mArms	(1)
Lamp Voltage	V_L	-	500	-	Vrms	
Frequency	f_L	-	50	-	kHz	
Power Consumption	P_L	-	1.6	-	W	(2)
Operating Life Time	H_r	10,000	-	-	Hour	(3)
Startup Voltage	V_s	-	-	950	Vrms	(4)
Lamp Startup Time		2	5	10	msec	


- Note
- 1) Higher I_L cause the short life time of CCFL
 - 2) Calculated value for reference ($I_L \times V_L$)
 - 3) Brightness become 50% of the original brightness at the standard condition.
 - 4) 1400 Vrms at $T_a = 0^\circ\text{C}$

4. BLOCK DIAGRAM

4.1 TFT LCD MODULE



4.2 BACK-LIGHT UNIT



5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD MODULE (interface signals & power)

Connector : Hirose DF9-41P-1V

Pin NO.	Symbol	Function	Polarity	Remark
1	GND	Power Ground	-	-
2	DCLK	Data Clock	-	(1)
3	GND	Power Ground	-	-
4	HSYNC	Horizontal Sync Signal	Negative	-
5	VSNC	Vertical Sync Signal	Negative	-
6	GND	Power Ground	-	-
7	GND	Power Ground	-	-
8	GND	Power Ground	-	-
9	R0	Red Data (LSB)	Positive	(2)
10	R1	Red Data	"	
11	R2	Red Data	"	
12	GND	Power Ground	-	-
13	R3	Red Data	"	(2)
14	R4	Red Data	"	
15	R5	Red Data [MSB]	"	
16	GND	Power Ground	-	-
17	GND	Power Ground	-	-
18	GND	Power Ground	-	-
19	G0	Green Data [LSB]	Positive	(2)
20	G1	Green Data	"	
21	G2	Green Data	"	
22	GND	Power Ground	-	-
23	G3	Green Data	"	(2)
24	G4	Green Data	"	
25	G5	Green Data [MSB]	"	
26	GND	Power Ground	-	-
27	GND	Power Ground	-	-
28	GND	Power Ground	-	-
29	B0	Blue Data	"	(2)
30	B1	Blue Data	"	
31	B2	Blue Data	"	
32	GND	Power Ground	-	-
33	B3	Blue Data	"	(2)
34	B4	Blue Data	"	
35	B5	Blue Data [MSB]	"	
36	GND	Power Ground	-	-
37	DE [DTMG]	Data Enable [Display Timing]	Positive	-
38	N.C.	No Connection	-	Open
39	VDD	Power Supply [+5.0V]	-	-
40	VDD	Power Supply [+5.0V]	-	-
41	N.C.	No Connection	-	Open

Remark 1. Display Data is sampled at the negative edge of Data Clock.

2. Data level 0 means no color (Black).

Doc.No.	LT104S1-101	Rev.No	2.0	Date	Aug. 1.1995	Page	10 / 18
---------	-------------	--------	-----	------	-------------	------	---------

5.2 Input Signals, Basic Display Colors and Gray Scale of Each Color

Color & Gray scale	Data Signal																	
	R0	R1	R2	R3	R4	R5	G0	G1	G2	G3	G4	G5	B0	B1	B2	B3	B4	B5
Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Light blue	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
Purple	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Black ↑ ↓	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	0	1	0	↑ ↓	0	0	0	0	0	↑ ↓	0	0	0	0	0	↑ ↓	0	0
				↑ ↓						↑ ↓					↑ ↓			
	1	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	0	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
Red ↑ ↓	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	0	0	0	↑ ↓	0	0	0	0	0	↑ ↓	0	0	0	0	0	↑ ↓	0	0
	0	0	0	↑ ↓	0	0	0	0	1	↑ ↓	0	0	0	0	0	↑ ↓	0	0
				↑ ↓					0	↑ ↓	0	0	0	0	0	↑ ↓	0	0
	0	0	0	0	0	0	1	0	1	1	1	1	0	0	0	0	0	0
Green ↑ ↓	0	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0
	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	0	0	0	↑ ↓	0	0	0	0	0	↑ ↓	0	0	1	0	0	↑ ↓	0	0
	0	0	0	↑ ↓	0	0	0	0	0	↑ ↓	0	0	0	1	0	↑ ↓	0	0
	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	1	

0: Low level voltage
1: High level voltage

Note: MSB is R5, G5 & B5 and LSB is R0, G0 and B0

5.3 BACK LIGHT UNIT

Connector : JST BHR-03VS-1

Pin NO.	Symbol	Function
1	HOT	High Voltage
2	N.C.	No Connection
3	GND	Ground



6. INTERFACE TIMING

6.1 Timing Parameters (SYNC only and SYNC&DE mode)


Signal	Item	Symbol	MIN.	TYP.	MAX.	Unit	Note
Clock	Frequency	1 / Tc	38.0	40.0	42.0	MHz	
	High Time	T _{CH}	4	-	-	nsec	
	Low Time	T _{CL}	10	-	-	nsec	
Data	Setup Time	T _{DS}	5	-	-	nsec	
	Hold Time	T _{DH}	10	-	-	nsec	
Data Enable	Setup Time	T _{ES}	5	-	-	nsec	(1)
Horizontal Sync	Cycle	T _H	24.0	26.4	31.5	usec	
			1024	1056	1056	clocks	
	Pulse Width	T _{HP}	-	128	-	clocks	
Vertical Sync	Cycle	T _V	620	628	664	lines	
	Pulse Width	T _{VP}	-	4	-	lines	
Horizontal Signal	Display Start	T _{HS}	-	216	-	clocks	
	Display period	T _{HD}	-	800	-	clocks	
Vertical Signal	Display Start	T _{VS}	-	23	-	lines	
	Display Period	T _{VD}	-	600	-	lines	
Hsync - Vsync Phase Difference	Front	T _{VHD}	-320	-	1000	nsec	

Note 1. The duration of DE [DTMG] signal must be longer than 1 clock period at every horizontal sync. period

6.2 Timing diagrams of interface signal (SYNC only and SYNC&DE mode)




- Signal Transition Timing



6.3 Timing Parameters (DE only mode)

Signal	Item	Symbol	MIN	TYP	MAX	Unit	Note
Clock	Frequency	1 / T _c	38.0	40.0	42.0	MHz	
	High Time	T _{CH}	4	-	-	nsec	
	Low Time	T _{CL}	10	-	-	nsec	
Data	Setup Time	T _{DS}	5	-	-	nsec	
	Hold Time	T _{DH}	10	-	-	nsec	
Data Enable	Setup Time	T _{ES}	5	-	-	nsec	
Frame Frequency	Cycle	T _V	620	628	664	lines	
Vertical Active Display Term	Display Period	T _{VD}	600	600	600	lines	
One Line Scanning Time	Cycle	T _H	1024	1056	1056	clocks	
Horizontal Active Display Term	Display Period	T _{HD}	800	800	800	clocks	


6.4 Timing diagrams of interface signal (DE only mode)



- Signal Transition Timing

6.5 Power ON/OFF Sequence

: To prevent a latch-up or DC operation of the LCD module, the power on/off sequence shall be as shown below.



Power ON/OFF Sequence

NOTE. Do not keep the interface signal high-impedance when power is on.

7. RELIABILITY TEST

No.	Test Item	Condition
1	High temperature storage test	Ta = 60 °C , 250hr
2	Low temperature storage test	Ta = - 25 °C , 250hr
3	High temperature & high humidity operation test	Ta = 40 °C , 90%, 250hr (Without condensation)
4	High temperature operation test	Ta = 50°C , Dynamic, 250hr
5	Low temperature operation test	Ta = 0 °C , Dynamic, 250hr
6	Vibration test (non-operating)	10 ~ 50 Hz (1.5mm stroke) 5~ 500 Hz (1.5G) Test period : 6 hours (2 hours for each direction)
7	Shock test (non-operating)	Max. gravity : 100G Pulse width : 6ms, sine wave Direction : $\pm X$, $\pm Y$, $\pm Z$ Three times for each direction
8	Thermal shock	-20°C (0.5 hr) 60°C (0.5hr) 50 cycle
9	Electrostatic Discharge Test	200 pF, 0 ohm $\pm 200V$ (terminals) $\pm 5000V$ (chassis and panel)

[Result Evaluation Criteria]

Under the display quality test conditions with normal operation state, these shall be no change which may affect practical display function.

